SMTS/Principal ASIC Design Engineer – Network Security

189
SMTS/Principal ASIC Design Engineer – Network Security

Location: Bangalore

Education: Graduate Degree in Electrical/Electronics Engg. (post Graduate is a plus)

Experience/Skills:

– 8-20years of ASIC RTL Design experience and Verilog/System Verilog proficiency

– Experience with multiple clock and power domains

– Extensive experience with MACSEC/IPSEC protocol and security implementations

– RTL Design and implementation of MACSEC/IPSEC/AES/SHA/RSA cores for high performance networking application

– Create block-level micro-architecture specification and that outline interfaces, timing behavior, design tradeoffs,

and performance goals

– Review vendor IP integration guidelines and verify the compliance throughout the design flow

– Run integrity check tools such as Lint/CDC/DFT/LEC/UPF to satisfy coding and implementation guidelines

– Participate in design verification process by reviewing test plans, coverage reports, writing assertions

and other design modifications to improve verification quality

– Participate in physical implementation process by providing synthesis constraints, timing exceptions and

making design updates to meet area, power and performance goals

– Be able to work and communicate with multi-site teams

– Responsible for the review of netlist releases (pre/post-route/eco, block/chip)

– ASIC product life cycle experience (requirements, design, implementation, test and post-silicon validation)

Uday Bhaskar
Mulya Technologies
“Mining the Knowledge Community”
muday_bhaskar@ yahoo.com

To Apply: Click Here

Job Shared by Monster India